					F	REVISI	ONS										
LTR			DESC	RIPTIO	N					DA	TE (Y	R-MO-	DA)	APPROVED			
А	Add device type 02 Editorial changes t	2. Made chai hroughout.	nges to t	table I, f	figure 1	, figure	e 3, and	figure	90-06-28				Monica L. Poelking		ing		
В	Changes in accord	lance with N	OR 596	2-R083-	-94.					94-03-24			Michael A. Frye		e		
С	Drawing updated to	o reflect curr	ent requ	iiremen	ts Igt						01-0	)8-23		Raymond Monnin			
D	Redraw. Paragrap	ohs updated	to the la	test MII	PRF-	38535	require	ments.	-drw	12-10-11			Charles F. Saffle		le		
THE ORIGINA	AL FIRST SHEET (	OF THIS D	RAWIN	IG HAS	S BEE	N REF	PLACE	D.	Τ						Τ	Ι	
SHEFT																	
REV																	
SHEET			_														
REV STATUS	1 1 1	REV	1	D	D	D	D	D	D	D	D	D	D	D	D	D	
OF SHEETS		SHEET		1	2	3	4	5	6	7	8	9	10	11	12	13	
PMIC N/A		PREPARE	ED BY Rick C	. Office	r	<u> </u>	-	L	CC	DLA L	_ANC BUS	) ANE , OHI	) MAF O 432	RITIM 218-3	E 990	<u>.</u>	
MICRC	NDARD DCIRCUIT AWING	CHECKEI	) BY Charles	E. Besc	ore				http:	//wwv	v.lan	dand	marit	ime.d	la.mil		
THIS DRAWIN FOR US	NG IS AVAILABLE SE BY ALL	APPROVE	ED BY Michae	A. Fry			MICROCIRCUIT, LINEAR, CMOS, 14-BIT										
DEPAI AND AGEN DEPARTMEN	NCIES OF THE NCIES OF DEFENSE	DKAWIN	89-(	08-04			MONOLITHIC			C SILICON			,				
AM	SC N/A	REVISION	I LEVEL	D			SI.	ZE	CA	GE CO 67268	DE			5962-	8967	4	
					SHEET 1 OF 13												

1. SCOPE	
----------	--

1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



- 1/ All voltages referenced to AGND and DGND tied together.
- $\underline{2}$ / In addition +V<sub>D</sub> must not be greater than +V<sub>A</sub> + 0.3 V dc.
- $\underline{3}$ / Transient currents of up to 100 mA will not cause latch-up.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89674
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 2

### 1.4 Recommended operating conditions. 1/

Ambient operating temperature range $(T_A)$ Positive digital supply voltage $(+V_D)$ Negative digital supply voltage $(-V_D)$ Positive analog supply voltage $(+V_A)$ Negative analog supply voltage $(-V_A)$ Digital ground (DGND) Analog ground (AGND) Digital input low voltage $(V_{IL})$ Digital input high voltage $(V_{IH})$ Analog reference input voltage $(V_{REF})$ range Analog input voltage range:	$\begin{array}{c} -55^{\circ}\text{C to } +125^{\circ}\text{C} \\ +4.5 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	<u>2</u>
Analog input voltage range: Unipolar mode Bipolar mode	AGND to +V <sub>REF</sub> -V <sub>REF</sub> to +V <sub>REF</sub>	

### 2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

# DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

# DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at https://assist.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

<u>1/</u> <u>2</u>/ All voltages referenced to AGND and DGND tied together.

/	In addition	+V <sub>D</sub> must	not be	greater	than	+Va ·	+ 0.3	V dc.
---	-------------	----------------------	--------	---------	------	-------	-------	-------

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89674
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	3

#### 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.

3.2.4 Block diagram. The block diagram shall be as specified on figure 3.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change</u>. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing.

3.9 <u>Verification and review</u>. DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89674
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET <b>4</b>

	T.	ABLE I. Electrical per	formance	characteri	stics.				
Test	Symbol	Conditions $-55^{\circ}C \le T_{A} \le +12$ unless otherwise sp	5°C ecified	Group A subgrou	A Device ps type	Lir	nits	Unit	
				C .		Min	Max		
Resolution for which no missing codes is guaranteed	RES	<u>1</u> /	<u>1</u> /		All	14		Bits	
Integral linearity error	INL	<u>1/, 2</u> /		1, 2, 3	01		±1.5	LSB	
					02		±0.5		
Differential linearity error	DNL	<u>1</u> /, <u>2</u> /		1, 2, 3	All		±0.5	LSB	
Full-scale error	FSE	<u>1</u> /, <u>2</u> /		1, 2, 3	All		±1.0	LSB	
Full-scale error drift	dFSE/d <sub>t</sub>	<u>1/, 2/, 3/, 4/</u>		2, 3	All		±1.0	LSB	
Unipolar offset error	VOFF	<u>1/, 2</u> /	<u>1/, 2/</u>		01		±1.0	LSB	
					02		±0.75		
Unipolar offset error drift	dVOFF/d <sub>t</sub>	<u>1/, 2/, 3/, 4/</u>		2, 3	All		±0.5	LSB	
Bipolar offset error	BOFF	<u>1/, 2</u> /		1, 2, 3	01		±1.0	LSB	
					02		±0.75		
Bipolar offset error drift	dBOFF/dt	<u>1/, 2/, 3/, 4/</u>		2, 3	All		±1.0	LSB	
Bipolar negative full-scale error	BNFSE	<u>1/, 2</u> /		1, 2, 3	01		±1.5	LSB	
					02		±1.0		
Bipolar negative full-scale error drift	dBNFSE/dt	<u>1/, 2/, 3/, 4/</u>		2, 3	All		±1.0	LSB	
Peak harmonic or	S/PN	1 kHz input, full scal	le	de 4, 5, 6		85		dB	
spurious noise	0/111	<u>1/, 2/</u>	loue			94		UD.	
		12 kHz input, full sca amplitude, bipolar m	ale ode		01	80			
		<u>1/, 2/</u>			02	84			
Analog input capacitance in fine charge mode	C <sub>IN</sub>	Unipolar mode, T <sub>A</sub> = <u>1/, 3</u> /	⊧ +25°C	4	All		375	pF	
		Bipolar mode, $T_A = -\frac{1}{2}$	+25°C				220		
	S/(NLD)			159	01	80		dP	
Signal to noise ratio	3/(IN+D)			4, 0, 0	02	82		dB	
See footnotes at end of tab	le.								
		VING	SI	ZE			5962	2-89674	
DLA LAND AND MARITIME					REVISION LEV	EL	SHEET		

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

D

	TABLE	I. Electrical performance char	acteristics - co	ntinued.			
Test	Symbol	$Conditions \\ -55^{\circ}C \leq T_{\text{A}} \leq +125^{\circ}C \\ \text{unless otherwise specified}$	Group A subgroups	Device type	Limits		Unit
			-		Min	Max	
Digital input voltage (HOLD , CLKIN, CAL,	Vін	<u>5/, 6</u> /	1, 2, 3	All	2.0		V
INTRLV , BW, RST, BP/UP , AO, RD, CS)	VIL					0.8	
Digital input current	I <sub>IN</sub>	<u>5</u> /, <u>6</u> /	1, 2, 3	All		±10	μA
Digital output voltage	V <sub>ol</sub>	Logic "0", I <sub>SINK</sub> = -1.6 mA <u>5</u> /, <u>6</u> /	1, 2, 3	All		0.4	V
$\frac{(D_0-D_{15},SDATA,SCLK,}{EOC},\overline{EOT})$	V <sub>он</sub>	Logic "1", Isource = 100 μA <u>5</u> /, <u>6</u> /			+V <sub>D</sub> -1.0		
High impedance state output current	lz	Pins D <sub>0</sub> to D <sub>15</sub> only <u>5/, 6</u> /	1, 2, 3	All		±10	μA
Conversion time	tc	<u>1/, 6/, 7/</u>	9, 10, 11	All		14.25	μS
Acquisition time	tacq	T <sub>A</sub> = +25°C <u>1/, 2/, 3/, 8</u> /	9	All		3.75	μS
Throughput	<sup>t</sup> рит	<u>1/, 6/, 7/</u>	9, 10, 11	All	55.6		kHz
Positive analog supply current	+IA	$+V_{A}, +V_{D} = 5.5 \text{ V},  \underline{6}/,  \underline{9}/$ -V <sub>A</sub> , -V <sub>D</sub> = -5.5 V	1, 2, 3	All		19.0	mA
Negative analog supply current	-IA	$+V_{A}, +V_{D} = 5.5 \text{ V},  \underline{6}/,  \underline{9}/$ -V <sub>A</sub> , -V <sub>D</sub> = -5.5 V	1, 2, 3	All		19.0	mA
Positive digital supply current	+ID	$+V_{A}, +V_{D} = +5.5 \text{ V},  \underline{6}/, \underline{9}/$ $-V_{A}, -V_{D} = -5.5 \text{ V}$	1, 2, 3	All		6.0	mA
Negative digital supply current	-I <sub>D</sub>	$+V_{A}, +V_{D} = +5.5 \text{ V},  \underline{6}/, \underline{9}/$ $-V_{A}, -V_{D} = -5.5 \text{ V}$	1, 2, 3	All		6.0	mA
Master clock frequency <u>10</u> /	f <sub>CLK</sub>	$T_{A} = -55^{\circ}C, \text{ Internally}$ generated CLKIN = 0 V dc, +V_{D}, +V_{A} = +4.5 V, -V_{D}, -V_{A} = -4.5 V	11	All	1.75		MHz
HOLD pulse width	t <sub>HPW</sub>	See figure 4 <u>5</u> /, <u>6</u> /, <u>11</u> /	9, 10, 11	All	1/f <sub>с∟к</sub> +50	tc	ns
Data delay time	t <sub>DD</sub>	See figure 4 <u>5</u> /, <u>6</u> /, <u>11</u> /	9, 10, 11	All		100	ns
EOC pulse width	t <sub>EPW</sub>	See figure 4 <u>5</u> /, <u>6</u> /, <u>11</u> /	9, 10, 11	All	4/f <sub>cLк</sub> -20		ns
CAL, INTRLV to CS low setup time	tcs	See figure 5 <u>5</u> /, <u>6</u> /, <u>11</u> /	9, 10, 11	All	20		ns

SIZE

See footnotes at end of table

# STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

A		5962-89674
	REVISION LEVEL D	SHEET 6

IABLE I. Electrical performance characteristics - continued.									
Test	Symbol	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Group A subgroups	Device type	Limits		Unit		
					Min	Max			
A0 to $\overline{CS}$ and $\overline{RD}$ low setup time	tas	See figure 5 <u>5</u> /, <u>6</u> /, <u>11</u> /	9, 10, 11	All	20		ns		
$\overline{\text{CS}}$ or $\overline{\text{RD}}$ High to A0 invalid hold time	tан	See figure 5 <u>5</u> /, <u>6</u> /, <u>11</u> /	9, 10, 11	All	50		ns		
CS High to CAL, INTRLV invalid hold time	t <sub>сн</sub>	See figure 5 <u>5</u> /, <u>6</u> /, <u>11</u> /	9, 10, 11	All	50		ns		
CS low to data valid access time	t <sub>CA</sub>	RD = logic "0", see figure 5 5/, 6/, 11/	9, 10, 11	All		150	ns		
RD low to data valid access time	t <sub>RA</sub>	CS = logic "0", see figure 5   5/, 6/, 11/	9, 10, 11	All		150	ns		
Output float delay	t <sub>FD</sub>	See figure 5 <u>5</u> /, <u>6</u> /, <u>11</u> /	9, 10, 11	All		140	ns		
SDATA to SCLK rising setup time	t <sub>ss</sub>	See figure 6 <u>5</u> /, <u>6</u> /, <u>11</u> /	9, 10, 11	All	2/f <sub>с∟к</sub> -50		ns		
SCLK rising to SDATA hold time	tsн	See figure 6 <u>5</u> /, <u>6</u> /, <u>11</u> /	9, 10, 11	All	2/f <sub>с∟к</sub> -100		ns		

TABLE I. Electrical performance characteristics - continued.

1/ +V<sub>A</sub>, +V<sub>D</sub> = +5.0 V; -V<sub>A</sub>, -V<sub>D</sub> = -5.0 V; V<sub>REF</sub> = +4.5 V dc; f<sub>CLK</sub> = 4 MHz; analog source impedance = 200Ω; error tests are done after calibration at the temperature of interest.

2/ Synchronous sampling mode (EOT connected to HOLD), interleave disabled.

- <u>3</u>/ This parameter shall be measured only for initial characterization and after process or design changes which may affect this parameter.
- 4/ Total drift over -55°C to +125°C since calibration at power-up at +25°C.
- 5/ +V<sub>A</sub>, +V<sub>D</sub> = +5.0 V dc ±10%; -V<sub>A</sub>, -V<sub>D</sub> = -5.0 V dc ±10%.
- <u>6</u>/ This parameter is guaranteed, if not tested, at  $T_A = +25^{\circ}C$ . This parameter is tested at  $T_A = -55^{\circ}C$  and  $+125^{\circ}C$ .
- $\underline{7}$  Measured from falling transition on  $\overline{\text{HOLD}}$  to falling transition on  $\overline{\text{EOC}}$ .
- 8/ Acquisition time is the time allowed by the converter for acquisition of the input voltage prior to conversion.
- $\underline{9}$  All outputs unloaded; All inputs swinging between -V<sub>D</sub> and 0 V dc.
- <u>10</u>/ Externally supplied maximum clock frequency is 4 MHz. Analog parametric measurements are done with the maximum external clock (see footnote <u>1</u>/).
- <u>11</u>/ Inputs: logic "0" = 0 V, logic "1" =  $+V_0$ ; C<sub>L</sub> = 50 pF.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89674
		REVISION LEVEL D	SHEET 7

	Device types		01 an	d 02			
-	Case outlines	(	2		х		
	Terminal number		Terminal	symbol			
-	1	HO		H	ם וכ		
	2	Г	))				
	2	с Г	/0 )4	l I	ו גר		
	3	L L	/1 )_	Г			
	4 5		/2 )o				
	5		/3 \		J <sub>3</sub>		
	0		4		54		
	1		<sup>7</sup> 5		5		
	8	L	6		J <sub>6</sub>		
	9	L	)7 N D				
	10	DG	ND				
	11	+\	VD	DO			
	12	L	) <sub>8</sub>	+	VD		
	13	E -	) <sub>9</sub>	٢	NC		
	14	D	10		) <sub>8</sub>		
	15	D	11	٢	1C		
	16	D	12	[	D <sub>9</sub>		
	17	D	13		D <sub>10</sub>		
	18	D	14		D <sub>11</sub>		
	19	D	15	0	D <sub>12</sub>		
	20	CLI	KIN	0	D <sub>13</sub>		
	21	C	S	0	D <sub>14</sub>		
	22	R		Г	)15		
	23	Λ	0		KIN		
	20						
	24	BP/	UP	C	s		
	25	+\	√ <sub>A</sub>	F	RD		
	26	A	IN	ŀ	40		
	27	AG	ND	BP			
	29			 			
	20			т л			
	29		DUГ /				
	3U 24	-\ +	/ A > T	AC	טאופ		
	<b>১</b> । ১০		ו כ ד				
	3Z	R		KEI	-BOF		
	33	B	VV				
	34	INTI	RLV	-	VA		
	35	C	۹L	Т	ST		
	36	-\	/ <u>D</u>	R	ST		
	37	EC	TC	E	BW		
	38	EC	DC	INT	RLV		
	39	SC	LK	C	AL		
	40	SD/	ATA	-	VD		
	41						
	40						
	42			E			
	43			SC	JLK		
	44			SD	ATA		
	NC = Not conn	ected					
FIGURE 1. <u>Terminal connections</u> .							
SIZE							
							5962-89674
			- •				
					REVISION	I LEVEL	SHEET
COLUMBUS, OHIO 43218-3990						D	8
RM 2234							

Function	HOLD	CS	CAL	INTRLV	RD	A0	RST
Hold and start convert		Х	Х	Х	Х	See note	0
Initiate burst calibration	Х	0	1	Х	Х	See note	0
Stop burst cal and begin track	1	0	0	Х	Х	See note	0
Initiate interleave calibration	Х	0	Х	0	Х	See note	0
Terminate interleave cal	Х	0	Х	1	Х	See note	0
Read output data	Х	0	Х	Х	0	1	0
Read status register	1	0	Х	Х	0	0	0
High impedance data bus	Х	1	Х	Х	Х	See note	Х
High impedance data bus	Х	Х	Х	Х	1	See note	Х
Reset	Х	Х	Х	Х	Х	X	1
Reset	0	0	Х	Х	Х	0	Х

Note: The status of A0 is not critical to the operation specified. However A0 should not be low with  $\overline{CS}$  and  $\overline{HOLD}$  low, or a software reset will result.

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89674
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	9



APR 97







DSCC FORM 2234 APR 97

#### 4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

MII -STD-883 test requirements	Subgroups (in accordance with		
	MIL-STD-883, method 5005,		
	table I)		
Interim electrical parameters (method 5004)	1, 4		
Final electrical test parameters			
(method 5004)	1", 2, 3, 4, 5, 6, 10, 11		
Group A test requirements	1 2 2 4 5 6 0** 10 11		
(method 5005)	1, 2, 3, 4, 5, 6, 9 , 10, 11		
Groups C and D end-point			
electrical parameters	2, 3		
(method 5005)			

#### TABLE II. Electrical test requirements.

\* PDA applies to subgroup 1.

\*\* Subgroup 9 is guaranteed if not tested.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 7 and 8 in table I, method 5005 of MIL-STD-883 shall be omitted.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89674
		REVISION LEVEL D	SHEET 12

### 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

### 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-0544.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime-VA.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-89674
		REVISION LEVEL D	SHEET 13

#### STANDARD MICROCIRCUIT DRAWING BULLETIN

#### DATE: 12-10-11

Approved sources of supply for SMD 5962-89674 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN 1/	Vendor CAGE number	Vendor similar PIN 2/
5962-8967401QC	3RNH0	
	<u>3</u> /	SEI5014-SD14B
	<u>3</u> /	CS5014-SD14B
5962-8967401XC	3RNH0	5014-SE14B
	<u>3</u> /	SEI5014-SE14B
	<u>3</u> /	CS5014-SE14B
5962-8967402QC	3RNH0	5014-TD14B
	<u>3</u> /	SEI5014-TD14B
	<u>3</u> /	CS5014-TD14B
5962-8967402XC	3RNH0	5014-TE14B
	<u>3</u> /	SEI5014-TE14B
	<u>3</u> /	CS5014-TE14B

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- $\underline{3}$ / Not available from an approved source of supply.

Vendor CAGE <u>number</u> Vendor name and address

3RNH0

XTREME Semiconductor 2801 Oakmont Drive, Bldg. A, Suite 700 Round Rock, TX 78664

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.